


High Mobility Channel Impact On Device Performance

High mobility materials (advantages)




$$I_{sat} = qN_S^{Source} v_{inj} \times \left(\frac{1-R}{1+R} \right)$$

Low m^* transport \rightarrow High v_{inj}
 \rightarrow Low R

Increasing μ brings us closer to the ballistic limit

High mobility materials (disadvantages)




Low $E_g \rightarrow$ High Leakage Currents
 High $\kappa_s \rightarrow$ Worse SCE
 Low $m^* \rightarrow$ High Tunneling Leakage
 \rightarrow Low Density Of States

Leakage currents may hinder scalability



High Mobility - Low Leakage

Device performance : I_{off} vs I_{on}




- A: Low mobility – low leakage
- B: High mobility – low leakage
- C: High mobility – high leakage

Performance is determined by a combination of transport and electrostatics




Picking the Right High- μ Material

Effective mass Vs Bandgap




Dielectric constant Vs Bandgap




Typical scenario:
 - Low Effective Mass
 - Small Bandgap
 - High Dielectric Constant

Problems with High- μ Materials

- High mobility materials have:
 - Have low density of states in the Γ -valley, reducing $Q_{\text{inversion}}$ and hence drive current.
 - Due to quantization caused by thin body and high surface E-field charge spills into L and X valleys where mobility is low
 - Have small direct band gap which gives rise to high BTBT leakage (except GaAs).
 - Have a high dielectric constant and hence are more prone to short-channel effects.
- We have investigated and benchmarked Double-Gate n-MOSFETs with different channel materials (GaAs, InAs, InSb, Ge, Si) taking into account band structure, quantum effects, BTBT and short-channel effects.



Performance vs Scaling



- Ge and III-V materials have higher I_{DS} than Si.
- Band to band tunneling leakage (I_{BTBT}) scales with band gap.



araswat

Stanford University


Pethe, Krishnamohan, Kim, Oh, Wong, Nishi and Saraswat, IEDM 2005

31

EE311/Future Devices

Benchmarking Novel Channel Materials for NMOS Performance

Tradeoffs between performance (CV/I) and static power dissipation (I_{OFF}) for a DG-NMOS with $T_{ox} = 1\text{nm}$ and different channel materials



Need innovative structure to combine advantages of a high- μ material for transport and a large bandgap material for leakage



araswat


Stanford University

32

EE311/Future Devices

Heterostructure DG MOSFET

Device geometry



Heterostructure: What does it buy us?

Transport through the high mobility (narrow E_G)

Leak through the wide E_G (low mobility)


T. Krishnamohan et al, IEEE Transactions ED special issue on "Non-classical Si CMOS devices and technologies: Extending the roadmap" (Invited)



Ge/Si Heterostructure PMOS

Materials: Strained Si, Relaxed-Ge or Strained-(Si)Ge?

Device structures: Monomaterial or Heterostructures?



- ✓ Transport through high mobility (narrow E_G)
- ✓ Leak through the wide E_G

Terminology (x,y) for channel material


- x = Ge content in the channel material and
- y = Ge content in an imaginary relaxed (r) substrate to which the channel is strained (s)
- H-FET: heterostructure FET

Krishnamohan, Kim, Jungemann, Nishi and Saraswat, VLSI Symp. June 2006




Power-Performance

$L_G=16\text{nm}$, $T_S = 5\text{nm}$, $V_{dd}=0.7\text{V}$




Heteroepitaxial Growth of Ge on Si

Relaxed-Ge on Si, $T_{Ge} \gg T_{crit}$



Strained-Ge on Si $T_{Ge} > T_{crit}$




Strained-Ge on Si $T_{Ge} < T_{crit}$





Strained-Ge Bulk PMOS on Relaxed Si


Device structure



Band diagram



Measured Mobility and BTBT



High mobility due to:

- ✓ Strain in Ge
- ✓ Reduced scattering due to
 - reduced E-field in Ge
 - channel being away from the interface


Low S/D leakage due to:

- ✓ Reduced E-field in Ge
- ✓ $E_g \uparrow$ due to confinement of Ge film


Krishnamohan, Krivokapic, Uchida, Nishi and Saraswat, IEEE Trans. Electron Dev., May 2006

Strained-Ge Heterostructure SOI MOSFET


Device structure




TEM



Band Diagram




Mobility



4X improvement over Si

I_d - V_g



araswat
Stanford University

Krishnamohan, Krivokapic, Uchida, Nishi and Saraswat, IEEE Trans. Elec Dev., May 2006

37

EE311/Future Devices

Center Channel Double Gate Heterostructure FET

PMOS

Depletion-Mode DG

Depletion regions




Channel in the center







NMOS

Electron ψ



Elwomis: Full-Band Monte-Carlo Simulations



Higher drive current

Higher cut-off frequency

- Carriers in the center of an un-doped strained-Si or $\text{Si}_x\text{Ge}_{1-x}$ channel
- high mobility also due to zero E field, strain, low surface scattering




araswat
Stanford University

Krishnamohan, Kim, Nguyen, Jungemann, Nishi and Saraswat, IEEE Trans. Elec Dev., May 2006


38

EE311/Future Devices

Effect of Extrinsic Resistance on Double Gate FETs





$$I_d = K \cdot (V_g - V_{th} - I_d R_s)^\alpha$$



- Ultrathin body \Rightarrow higher series resistance
- More severe effect in Double-Gate FET
 - Twice I_d flows through same $R_s \Rightarrow$ higher series drop
- Degradation in I_{ON}
- **Need to reduce parasitic resistance**



Effect of Extrinsic Resistance on Double Gate MOSFETs




- Extrinsic resistance reduces gate overdrive \Rightarrow performance limiter in ballistic FETs
- Doping profile too gradual: \Rightarrow dopants spill into channel \Rightarrow worse SCE
- Doping profile too abrupt: \Rightarrow large series resistance in extension tip
- **Extrinsic (S/D) resistance may limit performance in future ultrathin body DGFETs**





Two kinds of transistors

Junction S/D MOSFET



Schottky S/D MOSFET




Possible advantages of Schottky S/D MOSFET

- Better utilization of the metal/semiconductor interface
 - Possible option to overcome the higher parasitic resistance
- Modulation of the source barrier by the gate
 - High $V_g \Rightarrow$ barrier thin \Rightarrow tunneling current $\uparrow \Rightarrow I_{ON} \uparrow$
 - Low $V_g \Rightarrow$ barrier thick \Rightarrow tunneling current $\downarrow \Rightarrow I_{OFF} \downarrow$
- Better immunity from short channel effects

Possible Disadvantage

- I_{ON} reduction due to the Schottky barrier




Schottky Barrier MOSFETs on Ultrathin SOI



- Simulations of single-gated Schottky barrier MOSFETs on ultrathin silicon on insulator. $T_{Si}=54$ nm device at $V_{ds}=0.8$ V.
- The inset shows the conduction band in the channel for different V_g .

Knoch et al., Appl. Phys. Lett., 14 October 2002

PN Junction vs. Schottky S/D Si DGFET Simulations



- Low barrier (~ 0) height metal/semiconductor contacts required to achieve high I_{ON} and low I_{OFF}
- Fermi level pinning makes it difficult to achieve

R. Shenoy, PhD Thesis, 2004



Stanford University

43

EE311/Future Devices

Example of Schottky Barrier MOSFET



Schottky Barrier



	PtSi PMOS	ErSi NMOS
Lg	20 nm	15 nm
Tox	4 nm	4 nm
Vg-Vt	1.2 V	1.2 V
Ion	270 uA/um	190 uA/um
Swing	100 mV/dec	150 mV/dec
Ion/off	5E5	1E4
Vt	-0.7 V	-0.1 V

- Metal S/D reduce extrinsic resistance
- Need ultrathin channel, double gate
- Need low barrier technology to ensure high I_{on}

$L_g \sim 20$ nm FETs with Complementary Silicides PtSi PMOS, ErSi NMOS



J. Boker et al.- UC Berkeley




Stanford University

44

EE311/Future Devices

60 nm $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ HEMTs*

J. A. del Alamo, MIT




Features:

- $L_g = \sim 60$ nm gate by e-beam lithography

60 nm InGaAs HEMTs

J. A. del Alamo, MIT





At 0.5 V:

$$V_T = -0.11 \text{ V}, S = 70 \text{ mV/dec}, \text{DIBL} = 44 \text{ mV/V}, I_{\text{on}}/I_{\text{off}} = 2.7 \times 10^4$$

MIS Capacitor Stack on GaAs

Fitzgerald (MIT)



- HFCV shows low hysteresis, little frequency dispersion
- J_g - V curve shows low leakage
- κ of dielectric stack estimated to be ~ 10.6




Stanford University

47

EE311/Future Devices


Scaling Subthreshold Slope



[NTRS/ITRS data, Plummer *et al.*, Proc. IEEE (Mar 2001)]

V_{DD} is scaled for low power, delay $\rightarrow V_T$ must scale to maintain I_D

In MOSFET subthreshold slope is limited to kT/q (60mV/dec at 300K)



I_D leakage increases

- Static power increases
- Dynamic-Logic circuits/ latches can lose value

Can we beat the '60mV/dec limit'?




Stanford University

48

EE311/Future Devices

I-MOS




- I-MOS is a gated p-i-n diode and works by channel-length modulation (and hence breakdown modulation).


- 'OFF' state: Low V_G : Longer effective channel length: Lower E-fields: No breakdown.

- 'ON' state: High V_G : Inversion layer: Higher E-fields: Breakdown occurs.

Experimental Results



Device Structure



(K. Gopalkrishnan & J. Plummer, Stanford)

Beating kT/q in MOS Structures

To achieve better than kT/q operation in an insulated gate structure **requires**:

- Carrier injection method with no first order temperature dependence - essentially either impact ionization or tunneling


OR

- Internal gain mechanism
- I-MOS utilizes both approaches: impact ionization and internal gain (avalanche multiplication)

$$J_{\text{tunnel}} = \frac{AE^2}{\sqrt{E_G}} \exp\left(-\frac{BE_G^{1.5}}{E}\right)$$

BTBT current: A and B are constants, E is electric field in the tunneling direction, and E_G is bandgap


- BTBT has exponential dependence on electric field - *therefore the possibility for steeper than kT/q operation exists*



- Silicon BTBT transistors have consistently shown worse than kT/q subthreshold characteristics

- Practical BTBT transistor will require use of new materials with improved tunneling coefficients.

Organic Semiconductors



LSI
(864 Transistors)

B. Crone, A. Dodabalapur et al.
Nature **403**, 521 (2000)

**All-Printed
Polymer Circuit**
Z. Bao / Stanford



Applications


- identification tags
- low-end data storage
- smart cards
- emissive displays
- electronic paper
- distributed computing
- toys, clothes, ...

low-cost, lightweight, rugged, flexible electronics

**No competition to Si,
Going where Si can't follow !!**


Self-Assembled Monolayer Molecular FET

Molecular FETs




Molecular Length Defines Channel

Molecular Switches




Molecular Electronics Interfaced with Silicon Technology





- Molecular mechanical complexes as solid-state switch elements
- Non-traditional patterning techniques to achieve a memory bit (cross-point) density of $>10^{11}/\text{cm}^2$.
- Non-linear, voltage response of molecular switches to latch (amplify) and clock signals by coupling a large molecular circuit with very few CMOS-type amplifiers.

Ballistic Nanotube Transistors





Key Challenge: Low thermal budget controlled growth


High Performance CNT N-MOSFETs



Dai/Gordon/Guo Groups





Ambipolar Schottky S/D Nanotube FETs




Schottky barrier
CNTFET

Heinze et al, "Carbon nanotubes as Schottky barrier transistors", *PRL*, 89, 106801, 2002



$V_G < V_D/2$
hole conduction



$V_G > V_D/2$
electron conduction

Theoretical Limits to Scaling


□ Thermodynamic limit:

$$E_b \geq k_B \cdot T \cdot \ln 2$$

□ Quantum mechanics

$$\Delta x \cdot \Delta p \geq \hbar \implies x_{\min} \text{ (Integration density)}$$

$$\Delta E \cdot \Delta t \geq \hbar \implies \tau \text{ (switching speed)}$$



□ Ultimate limit:

- $x_{\min} \sim 1.5 \text{ nm} \implies 5 \cdot 10^3 \text{ transistors/cm}^3$
- Switching speed $t_{\min} \sim 0.04 \text{ ps} \implies 25 \text{ Tbits/sec}$
- Switching energy $E_{\text{bit}} = 17 \text{ meV}$
- **Power = 55 nW/bit**

□ For densely packed, 100% duty cycle devices

- Total power density = $4 \cdot 10^6 \text{ W/cm}^2$

□ With duty cycle $\sim 1\%$, Active transistors $\sim 1\%$

- Total power density = 370 W/cm^2

$$P = \frac{n_{\max} E_{\text{bit}}}{t_{\min}}$$

Source: George Bourianoff, Intel




Spin Based Switch

Jim Harris et al. (Stanford)

Charge

$$\Delta E_b(e^-) \sim 1.7 \times 10^{-2} \text{ eV}$$





$$\Delta E(\text{spin}) \ll \Delta E(e^-)$$

After Mark Bohr, (Intel)

Spin


$$\Delta E(\text{spin}) \sim 8.6 \times 10^{-8} \text{ eV}$$



Single spin state can be detected by measuring if there is any tunneling current.



New materials



(S. Sze, Based on invited talk at Stanford Univ., Aug. 1999)

Moore's Law increasingly relies on material innovations



Conclusion: Technology Progression

